# (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau



# 1 CONTO REMITEDO DA GARRON EN ESCORARRA EN EN EN ENCONO EN ESCORARRA EN ENCONO EN ENCONO EN ENCONO EN ENCONO E

#### (43) International Publication Date 6 November 2003 (06.11.2003)

### **PCT**

# (10) International Publication Number WO 03/091933 A1

(51) International Patent Classification7: G06G 7/186

(21) International Application Number: PCT/IB03/01278

(22) International Filing Date: 1 April 2003 (01.04.2003)

(25) Filing Language: English

(26) Publication Language:

English

(30) Priority Data: 02076619.2

. The Martin was the respective to the first transfer and the first transfer and

23 April 2002 (23.04.2002) EP

(71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): VAN TUIJL, Adrianus, J., M. [NL/NL]; c/o Prof. Hoistlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: DUIJVESTIJN, Adrianus, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: OPERATIONAL AMPLIFIER INTEGRATOR



(57) Abstract: An integrator circuit comprises an operational amplifier which has a transistor stage (1) with an input terminal (4) and an output terminal (3), a feedback capacitor (2) connected between the input terminal (4) and the output terminal (3), and a resistor (5) connected to the input terminal-(4), and also has an additional circuit branch (20) comprising a second capacitor (22) and a second resistor (25) connected in series one with the other and connected between the output terminal (3) of the transistor stage (1) and voltage comprising the inverted input voltage to the integrator circuit. Preferably two additional circuit branches (320, 320') are provided. One may be connected between the non-inverting or positive output terminal (33) of the transistor stage (1) and the inverting or negative input of the integrator. The other circuit may be connected between the negative output terminal (37) of the transistor stage (1) and the positive input

of the integrator. This is particularly useful for balanced amplifier topology. The invention finds particular application in the first filter stage (integrator) in a sigma delta analog to digital conversion circuits and provide an improved operational amplifier integrator and particularly helps in compensating for a right halfplane zero.

03/091933 A1

CONTRACTOR LODGE VALUE OF THE

PCT/IB03/01278

5

## OPERATIONAL AMPLIFIER INTEGRATOR

The present invention relates to an operational amplifier (op amp) integrator. It is known to construct integrator circuits from op amps by connecting a resistor to the input of a transistor circuit and using a capacitor as a feedback element. The ideal integrator has infinite gain and only a single pole when the frequency of the applied signal is zero. However, practical integrator circuits based on a transconductance stage have a where the frequency of the applied signal is equal to the freedback when the frequency of the applied signal is equal to the freedback when the frequency of the applied signal is equal to the freedback. capacitance divided by the transconductance of the transistor.

> It is an object of the present invention to provide an improved operational amplifier integrator and particularly to compensate for the right halfplane zero. 10

According to the present invention there is provided an integrator circuit comprising:

- a transistor stage
- a feedback capacitor connected between the input and the output of the transistor stage;
- a resistor connected to the input of the transistor stage; 15
  - characterised by an additional circuit branch comprising:
- a second capacitor and a second resistor connected in series one with the other and connected between the output of the transistor stage and the inverted input to the CONTRACTOR CONTRACTOR OF THE STREET AND A STREET AND A integrator circuit.
  - Preferably two additional circuit branches are provided: one may be connected 20 between the positive input and output of the transistor stage and one connected between the negative input and output. This is particularly useful for balanced amplifier topology. The transistor is an invertor and thus positive input voltages provide negative output voltages and vice versa.
  - The invention finds particular application in the first filter stage (integrator) in 25 a sigma delta analog to digital conversion circuit. This first filter stage is very hard to design.

2

For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made to the accompanying drawings, in which:

Figure 1 is a circuit diagram of a conventional op amp integrator;

Figure 2 is a circuit diagram of one embodiment of an op amp integrator according to the present invention;

Figure 3 is a circuit diagram of a second embodiment of an op amp integrator according to the present invention using balanced amplifier topology;

Figure 4 is a circuit diagram of a third embodiment of an op amp integrator

according to the present invention applied to a sigma delta analog to digital convertor circuit; 10

Figure 5 is a series of equations which apply to the known circuit of figure 1;

Figure 6 is a series of equations which apply to the circuit of the invention as shown in figure 2.

15

20

25

30

5

In figure 1 a prior art op amp integrator circuit (transconductance stage) is shown comprising, as is well known to a person skilled in the art, a transistor stage 1 having a transconductance g<sub>m</sub> and an internal voltage V<sub>+</sub>. A feedback capacitor 2 of value C is connected between a inverting output terminal 3 of the transistor and its non-inverting input terminal 4. A resistor 5 of value R is also connected to the non-inverting input terminal 4 to buffer the input voltage Vin. The inverting input terminal 6 is connected to ground. The voltage at the non-inverting output 3 of the transistor stage 1 is  $V_{\text{out}}$ .

> The current to the feedback capacitor 2 is I2 and this is given by the voltage across the capacitor 2 divided by the total impedence presented by the capacitor 2 and the resistor 5, and is given by equation 1 in figure 5. The current flowing through the transistor 1 to ground is I1 as indicated and this is given by the voltage V+ through the transistor stage 1 multiplied by its transconductance g<sub>m</sub>, as shown by equation 2 in figure 5. The internal voltage V+ of transistor stage 1 is given by equation 3.

Since the total current must be preserved in the circuit then the sum of the currents I<sub>2</sub> and I<sub>1</sub> must be zero, as indicated in equation 4. Thus, substituting equations 1 and 2 in equation 4 results in equation 5. The terms are rearranged in equation 6 showing that there is a zero in the right half plane. This is undesirable.

This zero can be compensated by the extra circuit branch which will be evident from a comparison of the known circuit of figure 1 with the new circuit of figure 2. 5

10

15

20

25

30

PCT/IB03/01278 3

The extra circuit branch 20 has a current I<sub>3</sub> and comprises a second capacitor 22 and a second resistor 25 connected in series between an inverted input voltage -Vin and the non-inverting output node 3 of the transistor stage 1.

The equations 7 to 13 in figure 6 illustrate how the extra circuit branch 20 compensates for the zero in the right half plane.

Equation 7 is the same as Equation 1 in figure 5 and gives the value of the current I2 in the feedback branch comprising capacitor 2. Equation 8 gives the current I3 in the xtra circuit branch 20, and equation 9 sums these two currents.

In equation 10 the formula for the internal voltage V<sub>+</sub> in the transistor stage 1 is set out and this leads to equation 11, giving the current  $I_1$  through the transistor stage 1.

Equation 12 assumes that the current in the three branches must cancel out, ie that the three currents add up to zero, and equation 13 then effectively sums the currents I1, I2 and I<sub>3</sub> given by equations 11, 7 and 8 respectively.

In equation 14 the terms are simplified to give an equation for the ratio of the output voltage to the input voltage. As can be seen from a comparison of equation 14 giving this ratio for the new circuit of figure 2, with the equation 6 giving the ratio for the known circuit of figure 1, the new circuit compensates for the zero in the right halfplane, and this compensation is not dependent on the characteristic of the amplifier.

Figure 3 illustrates an op amp integrator using balanced amplifier topology, which is well known to persons skilled in the art. The bias amplifier is a transconductance so that a positive input voltage leads to a current sink at the output and hence a negative voltage at the output. The circuit is essentially the same as that in figure 2 but the circuit elements are repeated on the other side of the transistor stage 31 essentially in mirror image. Thus a first input voltage  $V_{in}$  is connected via a first input resistor 35a to a first input terminal 34 of transistor stage 31. A first feedback capacitor 32a is connected between the first input terminal 34 and a first output terminal 33 at which a first output voltage Vout appears.

> An negative input voltage  $-V_{in}$  is connected via a second input resistor 35b to a second input terminal 36 of transistor stage 31. A second feedback capacitor 32b is connected between the second input terminal 36 and the second output terminal 37 at which a negative output voltage -Vout appears.

Two extra circuit branches, each comprising a capacitor and a resistor in series, are provided. A first extra circuit branch 320a comprises a capacitor 322a and a resistor 325a. This connects the negative input voltage  $-V_{in}$  to the first output terminal 33 at which the positive output voltage Vout appears. A second extra circuit branch 320b comprises WO 03/091933 PCT/IB03/01278

a capacitor 322b and a resistor 325b. This connects the positive input voltage  $V_{in}$  to the output terminal 37 at which the negative output voltage  $-V_{out}$  appears.

5

10

In figure 4 a circuit diagram is presented wherein the invention is applied to the first stage of a sigma delta analog to digital convertor. This circuit comprises the circuit elements shown in figure 3 and denoted by the same reference symbols and some additional resistors and output voltage lines. The additional resistors have a different value R2 to the resistors R1 shown in the previous figures. Each is connected between respective resistors R1 and capacitors C and an additional output voltage line. Thus resistor 41 connects resistor 325a to analog output voltage line 45 on which the positive analog voltage V<sub>DAC</sub> appears. Resistor 42 connects input terminal 34 of transistor stage 31 to output line 45 (V<sub>DAC</sub>).

Likewise resistor 43 connects resistor 325b to analog output voltage line 46 on which a negative analog voltage  $-V_{DAC}$  appears. Resistor 44 connects input terminal 36 of transistor stage 31 to the inverting analog output line 46 ( $-V_{DAC}$ ).

CLAIMS:

- 1. An integrator circuit comprising:
- an operational amplifier having:
- a transistor stage having an input terminal and an output terminal;
- a feedback capacitor connected between the input terminal and the output terminal of the transistor stage;
- a resistor connected to the input terminal of the transistor stage;
- characterised by
- an additional circuit branch comprising:
- a second capacitor and a second resistor connected in series one with the other and

  10 connected between the output terminal of the transistor stage and voltage comprising the

  inverted input voltage to the integrator circuit.
  - 2. An integrator circuit according to claim 1 wherein a second additional circuit branch is provided.

15

5

3. An integrator circuit according to claim 2 wherein the first additional circuit branch is connected between the non-inverted output of the transistor stage and the inverted input of the integrator and the second additional circuit branch is connected between the inverted output terminal of the transistor stage and the non-inverted input of the integrator.

20

- 4. An integrator circuit according to any one of the preceding claims when comprising the first filter stage in a sigma delta analog to digital conversion circuit.
- 5. A sigma delta analog to digital conversion circuit comprising an integrator circuit according to any one of the preceding claims.
  - 6. A balanced amplifier comprising an integrator circuit according to any one of the preceding claims.

WO 03/091933 PCT/IB03/01278




FIG. 2

$$I_2 = \frac{V_{out} - V_{in}}{1/sC + R}$$
 Equation 7
$$I_3 = \frac{V_{out} + V_{in}}{1/sC + R}$$
 Equation 8
$$I_2 + I_3 = \frac{2V_{out}}{1/sC + R}$$
 Equation 9
$$V_+ = \frac{V_{in}/sC + V_{out} R}{1/sC + R}$$
 Equation 10
$$\Rightarrow I_1 = \frac{g_m V_{in}/sC + g_m V_{out} R}{1/sC + R}$$
 Equation 11
$$I_1 + I_2 + I_3 = 0$$
 Equation 12
$$g_m V_{in}/sC + g_m V_{out} R + 2V_{out} = 0$$
 Equation 13
$$\frac{V_{out}}{V_{in}} = -\frac{1}{s(2/g_m + R)C}$$
 Equation 14

FIG. 6

WO 03/091933 PCT/IB03/01278

1/3




FIG. 1 PRIOR ART

$$I_2 = \frac{V_{out} - V_{in}}{1/sC + R}$$
 Equation 1
$$I_1 = g_m V_+ = \frac{g_m V_{in} / sC + g_m V_{out} R}{1/sC + R}$$
 Equation 2
$$V_+ = \frac{V_{in} / sC + V_{out} R}{1/sC + R}$$
 Equation 3
$$I_1 + I_2 = 0$$
 Equation 4
$$\Rightarrow V_{out} - V_{in} + g_m V_{in} / sC + g_m V_{out} R = 0$$
 Equation 5
$$\Rightarrow \frac{V_{out}}{V_{in}} = -\frac{1 - sC / g_m}{s(1/g_m + R)C}$$
 Equation 6

FIG. 5

19 001 2000



## INTERNATIONAL SEARCH REPORT

PCT/TB 03/01278

	A. CLASSIF IPC 7	CLASSIFICATION OF SUBJECT MATTER [PC 7 G06G7/186							
	According to International Patent Classification (IPC) or to both national classification and IPC								
	B. FIELDS SEARCHED								
Du libera (1915), e kola (1904), et kolaska sek koji e ak	Minimum documentation searched: (classification system followed by classification symbols) IPC 7 G06G H03H								
	Documentation searched other than minimum documentation to the extent that such documents are included. In the fields searched								
	Electronic data base consulted during the international search (name of data base and, where practical, search terms used)								
	EPO-Internal, WPI Data, PAJ								
	C. DOCUM	ENTS CONSIDERED TO BE RELEVANT							
	Category • Citation of document, with indication, where appropriate, of the relevant passages		elevant passages	Relevant to dalm No.					
	Α	US 4 633 223 A (SENDEROWICZ DANS 30 December 1986 (1986-12-30) column 3, line 10 -column 4, lin		1-3					
and September of the September of	and an install	figures 1,2							
	FI FI	urther documents are listed in the continuation of box C.	χ Patent family members are lis	ted in annex.					
on seedimento, do provincia de se	"A" docu con "E" earli filin "L" docu whil cite cite	categories of cited documents:  iment defining the general state of the art which is not isidered to be of particular relevance er document but published on or after the International g date ment which may throw doubts on priority claim(s) or ich is cited to establish the publication date of another tition or other special reason (as specified) thrent-referring to an oral-disclosure, use, exhibition or er means	"T' later document published after the or priority date and not in conflict cited to understand the principle invention "X" document of particular relevance; involve an inventive step when the "Y" document of particular relevance; cannot be considered involve a document of particular relevance; to anot be considered to involve a document is combined with one of ments, such combination being of in the art.	he claimed invention nnot be considered to e document is taken alone he claimed invention in inventive step when the or more other such docu- bylous to a person skilled					
	tate	ument published prior to the international filling date but er than the priority date ctalmed	*&* document member of the same pa						
	Date of t	he ectual completion of the international search	Date of mailing of the internations	ii eestou tehou					
		28 July 2003	05/08/2003						
	Name a	nd mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tat. (+31-70) 340-2040, Tx. 31 651 epo nl,  Fax. (+31-70) 340-3016	Authorized officer  Ledrut, P						
	Ц								

Form PCT/ISA/210 (second sheet) (July 1992)

The programmer of the programmer and the programmer of the program

## INTERNATIONAL SEARCH REPORT

PCT/IB 03/01278

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 4633223	A	30-12-1986	US	4574250 A	04-03-1986
			US	4633425 A	30-12-1986
			US	4599573 A	08-07-1986

Form PCT/ISA/210 (patent family annex) (July 1992)

THE BOOK OF LIGHT FOR A PROPERTY OF THE WAY OF THE PROPERTY OF

1.9 OCT 20041



# INTERNATIONAL SEARCH REPORT

PCT/TR 03/01278

				PC1/16	3 03/012/8	
Patent document cited in search report		Publication date		Patent family member(s)	Publication date	
US 4633223	A	30-12-1986	US US US	4574250 A 4633425 A 4599573 A	04-03-1986 30-12-1986 08-07-1986	
 ng af a an a' dha dha ann an ang bhair sa dha a bhair bha na a	120.	and the second second second			e de la companya de l	····

Form PCT/ISA/210 (patent family annex) (July 1992)

TOTAL STATE OF LITTLE CONTROL OF THE STATE O

## INTERNATIONAL SEARCH REPORT

PCT/TB 03/01278

والأرابي أأجا ويطيعه فيامه

Â	A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06G7/186								
	According to International Patent Classification (IPC) or to both national classification and IPC								
M	B. FIELDS SEARCHED  Minimum documentation searched (classification system followed by classification symbols)  IPC 7 G06G H03H								
0	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched								
•	Electronic data base consulted during the international search (name of data base and, where practical, search terms used)								
-analogues per la car par estrenarias estre es 📲	EPO-Internal, WPI Data, PAJ								
<del> </del>	C. DOCUME	NTS CONSIDERED TO BE RELEVANT							
Ţ.	Category *	Citation of document, with indication, where appropriate, of the relevant	ani passages	Retevant to dalm No.					
	A	US 4 633 223 A (SENDEROWICZ DANIEL 30 December 1986 (1986-12-30) column 3, line 10 -column 4, line figures 1,2	1-3						
संद्राहरू कुल्ला होता प्रसाद हो हो संस्कृत संस्कृत संस्कृत स्व	kistor tahu	an tha sea ann an t-airm an t-	a no pro agraphia iyo nekatiri Car	ingen diese von der					
	Fur	ther documents are listed in the continuation of box C.	X Patent family members are listed	in annex.					
	* Special of the constant of t	cited to understand the principle or in invention  IX* document of particular relevance; the cannot be considered novel or canno involve an inventive step when the de- ry* document of particular relevance; the cannot be considered to involve an in document is combined with one or ments, such combination being obvic in the art.	cument of particular relevance; the claimed invention annot be considered novel or cannot be considered to worke an inventive step when the document is taken alone cument of particular relevance; the claimed invention annot be considered to involve an inventive step when the ocument is combined with one or more other such docu- pents, such combination being obvious to a person skilled						
		than the priority date claimed e actual completion of the international search	Date of mailing of the international se						
		28 July 2003	05/08/2003						
mana digan bahan nan pina ninggan bahan ana	Name and	mailing address of the ISA  European Patent Office, P.B. 5518 Patentlaan 2  NL - 2280 HV Filjswijk  Tet. (+31-70) 340-2040, Tx. 31 651 epo nl,  Fax. (+31-70) 340-3016	Authorized officer Ledrut, P	ang in the second section of the					

Form PCT/ISA/210 (second sheet) (July 1992)